Explore

Hardware Description Languages for FPGA Design

Approx. 36 hours to complete

Save Course

Go to Course

Course Summary

Learn FPGA Hardware Description Languages and design digital circuits using Verilog HDL and VHDL. This course will cover HDL basics, FPGA architecture, and digital design techniques.

Key Learning Points

Understand Verilog HDL and VHDL for FPGA design
Learn digital design techniques for FPGA circuits
Gain hands-on experience by designing a complete FPGA project

Job Positions & Salaries of people who have taken this course might have

Digital Design Engineer
- USA: $87,000
- India: ₹1,200,000
- Spain: €38,000
FPGA Design Engineer
- USA: $102,000
- India: ₹1,500,000
- Spain: €46,000
Hardware Design Engineer
- USA: $92,000
- India: ₹1,350,000
- Spain: €41,000

Learning Outcomes

Understand the fundamentals of HDL
Design and implement FPGA circuits using Verilog HDL and VHDL
Gain hands-on experience in designing a complete FPGA project

Prerequisites or good to have knowledge before taking this course

Basic knowledge of digital circuits
Basic programming knowledge in any language

Course Difficulty Level

Intermediate

Course Format

Online Self-paced
Video Lectures
Hands-on Projects

Similar Courses

Digital Systems: From Logic Gates to Processors
Computer Architecture

Related Education Paths

Related Books

Description

This course can also be taken for academic credit as ECEA 5361, part of CU Boulder’s Master of Science in Electrical Engineering degree.

Hardware Description Languages for Logic Design enables students to design circuits using VHDL and Verilog, the most widespread design methods for FPGA Design. It uses natural learning processes to make learning the languages easy. Simple first examples are presented, then language rules and syntax, followed by more complex examples, and then finally use of test bench simulations to verify correctness of the designs. Lecture presentations are reinforced by many programming example problems so that skill in the languages is obtained. After completing this course, each student will have fundamental proficiency in both languages, and more importantly enough knowledge to continue learning and gaining expertise in Verilog and VHDL on their own.

Outline

Basics of VHDL
Introduction to Hardware Description Languages for FPGA Design
Why Learn VHDL?
FPGA Design Flow
Intro to VHDL: Finite State Machine
How to speak VHDL, first phrases
VHDL Assignments, Operators, Types
VHDL Rules and Syntax, Interface Ports
VHDL in ModelSim: Download and Install
VHDL in ModelSim: Adding to your Toolkit
Submitting VHDL Programming Assignments
Hardware Description Languages for FPGA Design Assessment Strategy
Misson 2-001: Week 1 Readings
Files for Week 1 Programming Assignments
VHDL Find the Code Errors
Module 1 Quiz

VHDL Logic Design Techniques
Learning to speak VHDL (Intro)
Combinatorial Circuits
Synchronous Logic: Latches and Flip Flops
Synchronous Logic: Counters and Registers
Buses and Tristate Buffers
Modular Designs: Components, Generate and Loops in VHDL
Test Benches in VHDL: Combinatorial
Test Benches in VHDL: Synchronous
Memory in VHDL
Finite State Machines in VHDL
Week 2 Readings
Files for Week 2 Programming Assignments
Module 2 Quiz

Basics of Verilog
Verilog for fun and profit (intro)
Your First Verilog phrase
Verilog Rules and Syntax; Keywords and Identifiers; Sigasi/Quartus editing
Verilog Statements and Operators
Verilog Modules, Port Modes and Data Types
Verilog Structure
Testing with ModelSim
Verilog Evaluation
Submitting Verilog Programming Assignments
Week 3 Readings
Files for Week 3 Programming Assignments
Verilog Find the Errors
Module 3 Quiz

Verilog and System Verilog Design Techniques
Learning to speak Verilog (intro)
Combinatorial Circuits
Synchronous Logic: Latches and Flip Flops
Synchronous Logic: Counters and Registers
Buses and Tristate Buffers
Modular Design in Verilog
Testbenches in Verilog
Testbenches in Verilog II
Memory with Verilog
Verilog Finite State Machines
Week 4 Readings
Files for Week 4 Programming Assignments
Module 4 Quiz

Summary of User Reviews

Coursera's FPGA Hardware Description Languages course received positive reviews overall. Many users found the course content easy to understand and well-organized.

Key Aspect Users Liked About This Course

The course content was easy to understand and well-organized.

Pros from User Reviews

The course covers a lot of ground and provides a comprehensive understanding of FPGA hardware description languages.
The instructors are knowledgeable and approachable.
The hands-on labs and assignments are helpful in reinforcing the concepts learned in the lectures.
The course provides practical skills that are useful in the industry.
The course is well-structured and easy to follow.

Cons from User Reviews

The course can be challenging for those with no prior experience in digital design.
Some users found the pace of the course to be too slow.
The course could benefit from more challenging assignments and projects.
The course does not cover advanced topics in FPGA design.
Some users found the course to be too theoretical and lacking in practical applications.

Recommended for you

Learn VHDL Design using Xilinx Zynq-7000 ARM/FPGA SoC

For both the beginner and experienced Engineer using Vivado on the Zybo Z7 Xilinx Zynq FPGA Development Board   Describe and explain VHDL syntax and semantics...

Save Course

Build a Modern Computer from First Principles: From Nand to Tetris (Project-Centered Course)

What you’ll achieve: In this project-centered course* you will build a modern computer system, from the ground up. What you’ll need:...

Save Course

FPGA computing systems: Background knowledge and introductory materials

This course is for anyone passionate in learning how a hardware component can be adapted at runtime to better respond to users/environment needs....

Save Course

Developing FPGA-accelerated cloud applications with SDAccel: Practice

This course is for anyone passionate about learning how to develop FPGA-accelerated applications with SDAccel! This scenario is turning cloud and data center architectures toward accelerated computing....

Save Course